


Sequential Circuits

There are many applications in which digital outputs are required to be generated in accordance with the present inputs and previous states of the circuit.

This requirement cannot be satisfied using Combinational logic systems. These applications require outputs to be generated depend upon the past outputs of these inputs.

The past output is provided by feedback from the outputs back to input.

These circuits include the memory elements and are called as "Sequential Circuits".



It consists of a Combinational Circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing binary information.

Combinational Circuits

1. The o/p variables at any instant of time are dependent only on the present input variables.

2. Memory unit is not required in Combinational Circuits

Sequential Circuits

1. The output variables at any instant of time are dependent not only on the present i/p variables, but also on the previous state, or the past history of the system.

2. Memory unit is required to store the past history of the i/p variables in Sequential Circuits.

3. Combinational Circuits are faster because the delay between the i/p and the o/p is due to propagation delay of Gates only.

4. Combinational Circuits are easy to design.

3. Sequential Circuits are slower than Combinational Circuits.

due to propagation delay of flip-flops.

4. Sequential Circuits are comparatively hard to design.

Classification of Sequential Circuits

The Sequential Circuits may be classified as


- (a) Synchronous Sequential Circuits
- (b) Asynchronous Sequential "

The Sequential Circuits which are controlled by a clock are called Synchronous Sequential Circuits. These circuits will be active only when clock signal is present.

The Sequential Circuits which are ~~not~~ not controlled by a clock are called asynchronous Sequential Circuits, i.e. the Sequential Circuits in which events can take place any time the inputs are applied are called asynchronous Sequential Circuits.

Clock:

Periodically, recurring pulse is called a clock. It is generated by a pulse generator.



Clock Signal

Synchronous Sequential Circuits

Asynchronous Sequential Circuits

1. In Synchronous Circuits memory elements are clocked FFs.

1. In asynchronous Circuits, memory elements are either unclocked FF or time delay element.

2. In Synchronous Circuits, the change in input signals can affect memory elements upon activation of clock signal.

3. The maximum operating speed of the clock depends on time-delays involved.

4. Easier to design

2. In asynchronous circuit change in input signals can affect memory elements at any instant of time.

3. Because of the absence of the clock, asynchronous circuits can operate faster than synchronous circuits.

4. More difficult to design

Latch: (non clocked flip flops)

The basic memory element is called a Latch.

As the name implies it latches or stores a 1 or a 0. They are not dependent on the clock signal for their operation.

i.e. a Latch is a sequential device that checks all its inputs continuously.


and changes its outputs according to any time independent of a clock signal.

R-S Latch

The simplest Latch is the Reset-Set Latch (R-S-Latch)

It can be constructed from either two NOR Gates or two NAND Gates.

R-S Latch using NOR Gates:



The two NOR Gates are cross coupled so that the output of NOR Gate 1 is connected to one of the inputs of NOR Gate 2 and vice versa. The latch has two outputs Q and Q-bar and two inputs Set (S) & Reset (R).

The state of latch corresponds to the level of Q and Q-bar.

It can have 4 ops @ 4 Q and 2 ips R and S.


A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

From the Truth table of NOR Gate, we can say '0' If any of the inputs is a 1, output is 0.

Operation of RS Latch

Case (i) $R=0$ & $S=1$


using Nor gate active high RS latch is constructed



In this case, S input of NOR Gate 2 is at logic 1, hence its output (\bar{Q}) goes to logic 0, which indicates both inputs of NOR Gate 1 at logic 0. So its output (Q) is at logic 1.


The cycle continues & we get $Q=1$ & $\bar{Q}=0$.

Case (ii) Remove S i/p
ie make $S=0$
ie $S=0$ & $R=0$



Output Remains Same ie $Q=1, \bar{Q}=0$


Case (iii)
 $R=1$ & $S=0$



$Q=0$ & $\bar{Q}=1$

Case (iv) Remove R i.e. $R=0$

$S=0$ & $R=0$



Output remains same i.e. $Q=0$ & $\bar{Q}=1$

$S=1$, $R=0$, $Q=1$, $\bar{Q}=0$

$S=0$, $R=0$, $Q=1$, $\bar{Q}=0$ Memory

$S=0$, $R=1$, $Q=0$, $\bar{Q}=1$

$S=0$, $R=0$, $Q=0$, $\bar{Q}=1$ Memory

Case (v) $S=1$, $R=1$

When both inputs are at logic 1 the outputs of both NOR gates go to logic 0. i.e. $Q=0$ & $\bar{Q}=0$.


$Q \neq \bar{Q}$ for any condition.

So this condition is an invalid condition.

Input		Output		State
R	S	Q	\bar{Q}	
0	0	Memory		Memory → No change of previous state
0	1	1	0	set
1	0	0	1	Reset
1	1	X	X	Invalid

R-S Latch using NAND Gates or $\bar{R}\bar{S}$ Latch

active low



Truth Table

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

Case 1,

$$S=1, R=0, Q=0, \bar{Q}=1$$

$$S=1, R=1, Q=0, \bar{Q}=1$$

Note:- For a NAND Gate if one of the i/p is zero, the output is 1

Case 2,

$$S=0, R=1, Q=1, \bar{Q}=0$$

$$S=1, R=1, Q=1, \bar{Q}=0$$


Memory

Case 3, $S=0, R=0$

$Q=1, \bar{Q}=1 \rightarrow$ Not possible

The input signal which command the ff to change its state are called excitations

(Normal o/p)
(Inverted o/p)



Truth Table

S	R	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Memory	

Flip flops are the most basic building blocks of sequential circuits. It is called as a binary or one bit memory. It have generally 2 o/p's Q and \bar{Q} . The state of ff normally always refers to the state of the normal o/p Q.

Flip - Flops

The Latch is an asynchronous transparent Sequential Circuit. i.e. any change in the input of Latch is transmitted immediately to the output at Q and \bar{Q} .

The Operation of the latch can be modified by providing an additional control input that determines when the state of the circuit is to be changed. This additional control i/p is called clock or clock pulse.

With this clock, the latch is called Flip flop

There are many types of flip/flop



1. S R Flip flop

2. J K "

3. D "

4. T "

S R Flip Flop



⊕ An Inverter ckt is Connected at the i/p Stage of S R latch to make it an S R Latch using NOR Gates.

A S-R ff requires a clock. Its S & R i/p's will control the state of the ff only when the clk is high. Otherwise the i/p's become ineffective & no change in state take place.

Case 1: $S=1, R=0$

When $S=1$ & $R=0$, $S^* = 0$ & $R^* = 1$

$\therefore Q=1, \bar{Q}=0$

$S=0, R=0, S^*=1, R^*=1$ Memory

$\therefore Q=1, \bar{Q}=0$

Case 2:

When $S=0, R=1$, $S^*=1$ & $R^*=0$

$\therefore Q=0$ & $\bar{Q}=1$

$S=0, R=0, S^*=1, R^*=1$ Memory

$\therefore Q=0, \bar{Q}=1$

Truth Table

S	R	Q	\bar{Q}
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Invalid	

(previous state)

Case 3: $S=1, R=1$

$Q=0, \bar{Q}=0$

Not-possible.

D-Flip Flop

A flip-flop whose output follows the data input when the clock is active


D \rightarrow For Delay / Data

\therefore it is called as a Delay Flip Flop / Data

Note: In a SR FF in order store a '0' we have to do two things

eg: For storing a 1, $S=1$ & $R=0$
" " 0, $S=0$ & $R=1$

Both can be done in single step just by connecting an inverter between the terminals



When S & R are always complement to each other then we construct a latch with a single input and R is obtained by inverting it. This single input is labeled D and the device is called a D latch.

D input goes directly to the S input and its complement is applied to the R-input through a NOT Gate.

∴ Only two conditions exist


When $D=1$, $S=1$ & $R=0$

$D=0$, $S=0$ & $R=1$

∴ during the occurrence of clock pulse if $D=1$, the Q output is set
if $D=0$, Q/P is reset.


Truth Table

D	Q
0	0
1	1




J-K Flip Flop

A J-K Flip Flop is a refinement of the S-R Flipflop. In J-K flip flop, the unpredictable state in the S-R flipflop is defined.



Logic Diagram



Note: The 1st stage which is a 2-input NAND Gates of SR Flip flop is replaced by 3-ip NAND Gates.

Case 1: $J=1, K=0, Q=1, \bar{Q}=0$

$J=0, K=0, Q=1, \bar{Q}=0$

Case 2: $J=0, K=1, Q=0, \bar{Q}=1$

$J=0, K=0, Q=0, \bar{Q}=1$

Case 3:

$J=1, K=1,$

Q changes from

$1 \rightarrow 0 \rightarrow 1 \rightarrow 0 \rightarrow 1 \dots$

$\bar{Q} \rightarrow 0 \rightarrow 1 \rightarrow 0 \rightarrow 0 \dots$


ie when the clock is high, state continuously

This process of alternating binary states continuously is called Toggle.

Race around Condition

Race around condition or Setup racing is the major limitation of a J-K FF.

Racing means the FF keeps on toggling more than once in a single clock period. So it leads to an unpredictable operation.



When CLK is 0
No problem
o/p remains in previous state

Note: Toggle is a controlled operation
But Race is an uncontrolled operation.

So if we can control this phenomenon (racing), i.e. if it toggles only once in every clock cycle, then it is useful.

Truth Table

J	K	Q	\bar{Q}
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Toggles	

Toggle Delay


T Flip Flop


If we need the toggling action only, just connect the J & K terminals together. It becomes a T-Flip flop.

T → toggle Flip flop.

Truth Table

T	Q
0	Memory
1	Toggles





Case 1: When $T=0$, $J=0$, $k=0$ leads to *Previous state*.
 Memory Operal

$T=1$, $J=1$, $k=1$ leads to *Toggle Op*

How do we avoid the Race around Condition
 a J K FF?

Racing can be avoided by two
 methods



- (i) Master slave Flip flops
- (ii) Edge triggered Flip flops.


Master-Slave JK Flip flop

It is constructed from two flip flops. One flip flop serves as a master and the other as a slave.

[If clock pulse is high, the master FF will be active and when clock pulse is low, the slave FF will be active.]

Logic Diagram






A master-slave FF is a cascade of two clocked JK Flip flops, with feedback from output of the second to the i/p of the first. When the clock is high, the master is active. The output of the master is set or reset according to the state of the input. As the slave is inactive during this period its output remains in the previous state.

When clock becomes low, the output of the slave flip flop changes because it becomes active during low clock period.

The final output of the master slave flip-flop is the output of the slave flip-flop. So the output of the master slave flip-flop is available at the end of a clock pulse.



Note: Inhibit is a clock pulse the output toggles only once.

Thus racing is avoided.

(Truth Table same as that of JK FF)

Triggering of Flipflops


The triggering method can be classified into two different types:

- (1) Level Triggering
- (2) Edge Triggering

Level Triggered FFs

A FF which is sensitive to the level of a clock pulse

Level triggering can be of two types
+ve level triggering i.e. transition from 0 to 1
-ve level triggering i.e. transition from 1 to 0




If the FF changes its states when clock is +ve level, it is termed as +ve level triggering

If the FF changes its states when the clock is negative, it is termed as -ve level triggering.

Edge Triggered Flip Flop


Edge \Rightarrow HIGH to LOW (negative edge)
LOW to HIGH (positive edge)



Positive edge also called as rising or leading edge.
 Negative edge also called as falling or trailing edge.

Note: The term edge triggering means that the flip flop changes its state at the +ve or at the -ve edge.

Representation of edge triggered FF



Note: In -ve edge triggered FF with a Bubble clk is represented

Note :

-ve edge triggered FF has the same characteristics of a Master Slave FF.

Note :

Since Edge triggered FFs changes its state only during edges, it rectifies the problem of racing

Excitation Tables:

Excitation table shows, the i/p for the required flipflop, for a particular present state and next state.

Let Q_n be the present state and Q_{n+1} be next state

S-R Flip flop

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

The required i/p condition for each of the four transition. We need a table that list the required inputs for a given such list is called an excitation table.

J-k Flip flop

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

D Flip flop

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

T Flip flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic Equation of flip flops

Characteristic Equation Shows the next state, for a particular combination of present state and i/p to the flip flops.

S-R Flip flop

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Invalid

$Q_n \backslash SR$	00	01	11	10
0	0	0	X	1
1	1	0	X	1

$$Q_{n+1} = S + Q_n \bar{R}$$

D-Flip flop

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$Q_n \backslash D$	0	1
0	0	1
1	0	1

$$Q_{n+1} = D$$

J-K Flip flop

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Toggles

Q_n	JK		
	00	01	11
0	0	0	1
1	1	0	1

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

T-Flip flop

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q_n	T	
	0	1
0	0	1
1	1	0

$$\bar{Q}_n T + Q_n \bar{T}$$

$$= Q_n \oplus T$$

Conversion of Flip flops

One type of flip flop is converted to another type by using the following steps.

Step 1: Write the truth table of required flip and excitation table of given flip flo.

2: Combine the above truth table and excitation table to form conversion table.

3: Using k-maps, simplify the logic expression for excitation inputs of given flip flop.

4: Draw a circuit for the desired FF using flip flop conversion logic on the given flip flop.

Convert S-R FF to J-K FF

Write all possible combinations of JK (required FF) & find the next state

Truth Table of required FF

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

For this present and Next state find the input to S-R FF (available FF)

Excitation Table of SR FF


Q_n	Q_{n+1}	S	R
0	0	0	x
1	1	x	0
0	0	0	x
1	0	0	1
0	1	1	0
1	1	x	0
0	1	1	0
1	0	0	1

		S			
		kQ_n	00	01	11
J	0	0	x	0	0
	1	1	x	0	1

$$S = J\bar{Q}$$




		R			
		kQ_n	00	01	11
J	0	x	0	1	x
	1	0	0	1	0

$$R = kQ_n$$



Convert S-R FF to D-FF

Input D	Present state Q_n	Next state Q_{n+1}	Flipflop i/p	
			S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0



Convert J-K FF to T FF


T	Q_n	Q_{n+1}	J	K
0	0	0	0	x
0	1	1	x	0
1	0	1	1	x
1	1	0	x	1

T	Q_n	0	1
0	0	0	x
1	1	1	x

$J = T$

T	Q_n	0	1
0	0	x	0
1	1	x	1

$K = T$




Convert D FF to T FF

T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

T	Q_n	0	1
0	0	0	1
1	1	1	0


$$D = T \oplus Q_n$$



Convert T FF to D FF

D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

$$T = D \oplus Q_n$$



Convert S-R FF to J FF


T	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

T	Q_n	1
0	0	X
1	1	0

$$S = T \bar{Q}_n$$


T	Q_n	1
0	X	0
1	0	1

$$R = T Q_n$$



Convert T FF to S R FF

S	R	Q_n	Q_{n+1}	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	X	X
1	1	1	X	X



S	Q_n	00	01	11	10
0	0	0	0	1	0
1	0	1	0	X	X

$$T = S \bar{Q}_n + R Q_n$$

Application of Flip flops



Frequency division :

Flip flops may be used to divide the input signal frequency by an number.

A single FF may be used to divide the i/p clock frequency by 2.

Two FFs may be used to divide the i/p frequency by 4.

In general, N flip-flops may be used, to divide the i/p frequency by 2^N .



Let frequency of clock signal be f_c

Then frequency of Q_0 is $f_c/2$

" Q_1 $f_c/4$

" Q_2 $f_c/8$

Note:-

If there are 'N' Flipflops, it divides the clock frequency by a factor of 2^N .

2. Counting:

Consider 4 FFs connected in series as shown above [fig in freq division appli

CL-K	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Flip flop \odot FF₁ changes state on every negat
transition of clock pu

So it goes like $0 \rightarrow 1 \rightarrow 0 \rightarrow 1 \rightarrow$

FF₂ changes state after 2 clock
pulse

So it goes like $00 \rightarrow 11 \rightarrow 00 \rightarrow 11$

FF₃ changes state after 4 clock pu

So it goes like $0000 \rightarrow 1111 \rightarrow$

$\rightarrow 1111 -$

FF₄ changes state after 8 clock pu

$00000000 \ 11111111 \rightarrow$

$00000000 \ 11111111 -$

So By just checking the o/p of
each FFs we can count the number of
clock pulses. So this ckt can be used